Introduction
The Insertable B-Layer (IBL) [1] is a fourth pixel layer added to the present pixel detector of the ATLAS experiment [2] at the Large Hadron Collider (LHC), between a new vacuum pipe and the current inner pixel layer, with a mean active radius of 33.45 mm. The principal motivations of the IBL are to provide increased tracking robustness as the instantaneous luminosity of the LHC increases beyond the design luminosity of 10 34 cm −2 s −1 for the efficient readout of the existing pixel detector, to provide robustness as increasing radiation fluence deteriorates the existing tracker performance, and to provide improved tracking precision and b-tagging performance in particular for physics signals involving b-quark identification. The IBL will be installed in the ATLAS experiment during the LHC shut-down in 2013-14. The IBL is designed to operate at least until a full tracker upgrade planned for high luminosity LHC (HL-LHC) operation from approximately 2023. The constraints of the IBL project are stringent, and have influenced the mechanical, sensor and electronics technologies developed for the detector. The small radius of the IBL requires development of a more radiation hard technology for both the sensors and the front-end electronics, with a required radiation tolerance for fluences of up to 5-6×10 15 n eq /cm 2 NIEL and 250 MRad TID [1] 1 . The high occupancy of the individual pixel elements has necessitated a more efficient front-end readout. The available space does not allow module overlaps in the longitudinal direction (along the beam) and sensors with either an active edge or a slim guard ring have been developed to reduce geometrical inefficiencies. Displacement damage of silicon sensors causes an increase in sensor leakage current (I l ), which results in an increase of noise in the analog front-end and of the detector bias voltage needed for full depletion (V d ) and depending on the sensor technology, operating voltages of up to 1000 V are required. Minimizing the material is very important to optimize the tracking and vertexing performance, and the average radiation length target is 0.015 X 0 for perpendicular traversing tracks, as opposed to 0.03 X 0 for existing pixel layers. This is achieved using aggressive technology solutions, including a new modules based on optimized sensor and front-end chip designs, local support structures (staves) made of very low density carbon foam, the use of CO 2 evaporative cooling which is more efficient in terms of mass flow and pipe size, and electrical power services using aluminum conductors. Figure 1 shows the new IBL detector. It will consist of 14 staves, located at a mean active radius of 33.45 mm, each loaded with 32 silicon sensors bump bonded to the newly developed front-end integrated circuit (IC) FE-I4 [3] . Figure 2 shows an individual stave. Figure 2 also shows the module design using the FE-I4 IC and either a planar [4] or 3D sensors [5] . The planar will be bump-bonded to 2 ICs, while the 3D sensors will be bump-bonded to a single IC. The ATLAS collaboration intends to build modules using the FE-I4 IC and both planar and 3D sensor technologies for the IBL. This paper describes the development and test of IBL modules using prototype sensors and the FE-I4A prototype IC. Measurements of the module performance have been made before and after irradiation to the fluence levels expected during IBL operation.
Section 2 describes the FE-I4A prototype IC, an array of 80 columns by 336 rows of 250 × 50µm 2 pixel cells covering an active area of 18.8 × 20 mm 2 . After a discussion of the required FE-I4 specifications, the analog and digital architectures of the IC are described, and test results of the FE-I4A IC are presented. Section 3 describes the requirements, the resulting operational specifications and the subsequent technical designs for both the planar and 3D sensor technologies. Measurements are shown for bare sensors of each type. In Section 4, prototype modules that have been constructed for each sensor type are described, and their performances are evaluated and compared with the specification for each type, before and after irradiation to fluences of up to 6×10 15 n eq /cm 2 .
Finally, the performance of individual prototype modules in a test beam is assessed before and after irradiation in Section 5, and Section 6 provides some conclusions.
The FE-I4 Front-End Readout Chip

Requirements and Specifications for the FE-I4 chip
The present 3-layer ATLAS pixel detector is based on 16-chip modules using the 7.6 × 10.8 mm 2 , 2880 pixel FE-I3 readout IC [2] , with a pixel granularity 400 × 50 µm 2 . The limitations of the FE-I3, in particular its radiation hardness for the fluences expected at the IBL radius and its ability to cope with high hit rates, make the FE-I3 unusable at the IBL radius for the expected LHC luminosities of 2-3×10 34 cm −2 s −1 . For these reasons, the new FE-I4 IC series has been developed in the 130 nm CMOS feature size (the previous generation FE-I3 was developed in a 250 nm process). Using a smaller feature size presents advantages. Firstly, the increased digital circuitry density means that more complexity can be implemented despite the smaller available pixel area, leading to the chip's ability to cope with much higher hit rates. Secondly, the 130 nm feature size is advantageous in terms of TID hardness, the chip being rated for 250 MRad and therefore able to cope with the IBL environment [6] .
The main innovation of the FE-I4 series is a radically different pixel chip organization, not based on a column drain architecture with peripheral data storage and peripheral trigger logic, but local data storage at the pixel level inside the array until triggering, and propagation of the trigger inside the pixel array. This organization corrects the efficiency limitation of the FE-I3 architecture. Demonstrations using physics based simulations have shown that the FE-I4 readout will remain efficient even up to luminosities of 2-3×10 34 cm −2 s −1 at the IBL radius [7, 8] .
The 130 nm CMOS process used features transistors with a gate oxide thickness of order 2 nm. The trapping of positive charges in the gate oxide is therefore reduced compared with previous generation processes, and threshold shifts after irradiation as well as radiation induced leakage current paths are better controlled [9] . The use of specific hardening techniques (e.g. enclosed layout transistors) can now be avoided for the digital cells and even for most analog cells. Guard rings are used for sensitive analog cells, and minimal sized transistors are in general avoided. However, it is noted that processes with smaller feature sizes are not intrinsically more Single Event Effect (SEE) hard, and the resistance of the design in particular to Single Event Upset (SEU) needs to be assessed (see Section 2.3).
A specificity of chips designed for hybrid pixel detectors is that they are based on analog sections interleaved with digital sections. In the FE-I4 series, the digital sections are based on standard synthesised cells. This allows to use the full power of available industry tools developed for digital logic synthesisation and verification, and not to rely on custom cells developed for our specific application. Synthesised digital logic has at first sight the drawback of directly coupled local digital and analog substrates. This would be a major concern for the sensitive analog sections and would translate to very high noise coupling, but the process used for the FE-I4 addresses this issue by providing a deep n-well option that then allows the isolation of the digital cell local substrate from the global one, and leads to reduced noise coupling to the analog parts.
The FE-I4 IC consists of an array of 26,880 pixels, 80 in the z-direction (beam direction) by 336 in the azimuthal rφ direction (referring to the ATLAS detector coordinates). The pixel size is 250×50 µm 2 . The constraint in the pixel size in rφ results from requirements of the bump bonding process. The pixel length is then chosen to have sufficient area to embed the more complex digital section, taking into account power routing constraints. The FE-I4 IC is 18.8×20 mm 2 , with 2 mm in the rφ direction devoted to the IC periphery. The IC is the largest so far designed for High Energy Physics applications. Going to the large FE-I4 size is beneficial in many respects. It enhances the active over total area ratio, and allows integrated module and stave concepts. As a consequence, it reduces the inert material and therefore the IBL material budget, resulting in a significant enhancement in physics performance, for example the b-tagging efficiency versus light jet rejection factor [1] ). A large FE-I4 IC also reduces the bump-bonding cost which scales as the number of manipulated IC's (an important parameter for large area detectors such as the outer pixel layers at a future HL-LHC). Such a large IC can only be designed if a solid power distribution can be established, and a satisfaying yield model can be achieved. The former point is addressed by the powerful features of the CMOS process used, with 8 metal masks among which 2 are made of thick aluminium (also good to provide effective shielding). The latter point is addressed by an active yield enhancing policy as will be outlined in Section 2.2.3. Table 1 shows the main specifications of the FE-I4. Figure 3 shows the layout of the first full scale prototype, the FE-I4A, submitted in Summer 2010. It is the basic element of all IBL prototype modules tested during 2011. Figure 4 gives an insight into the IC organization. Each pixel consists of an independent analog section, amplifying the collected charge from the bump-bonded sensor. In the analog section, hits are discriminated at the level of a tunable comparator with an adjustable threshold, and charge is translated to Time over Threshold (ToT) with a proportionality factor that the user can tune by changing the return to baseline behavior of the pixel (see section 2.2.1). The 26,880 pixel array is organized in columns of analog pixels, each pair of analog columns tied to a single central digital double-column unit. Inside the doublecolumn, 4 analog pixels communicate to a single so-called "4-pixel digital region" (4-PDR). Details of the architecture and the 4-PDR benefits will be described in Section 2.2.2. Communication is organized inside the digital double-column and coordinated with peripheral logic. Section 2.2.3 will describe how communication to the FE is established and how the data output is organized, as well as give an insight into the major peripheral blocks. Finally, Section 2.3 will give a few test results.
Design of the FE-I4A chip
Analog front-end of the FE-I4A chip
The analog front-end of the FE-I4A is implemented as a 2-stage amplifier optimized for low power, low noise and fast rise time, followed by a discriminator. A schematic of the analog section is shown in Fig. 5 : it comprises approximately 3/5 th of the total pixel size.
The first stage of amplification consists of a regulated cascode with triple-well NMOS input. It contains an active slow differential pair, tying the first stage input to its output, that is used to compensate radiation induced leakage current coming from the sensor and to provide DC leakage current tolerance above 100 nA. The second stage is AC coupled to the first stage, and implemented as a folded cascode with PMOS input. This AC coupling is interesting because it decouples the second stage from the leakage current related DC potential shift. It also gives an extra gain factor coming from the ratio of the second stage feedback capacitance to the coupling capacitance (≈6 in the actual FE-I4A design). This allows to increase the first stage feedback capacitance with beneficial consequences on charge collection efficiency, signal rise time and power consumption, but with no degradation of the signal amplitude at the discriminator input [3] . Finally, the discriminator has a classic two stage architecture. For test purposes and calibration, a test charge can be injected at the pre-amplifier input through a set of 2 injection capacitors. Hits can also be injected after the discriminator to test the digital part of the pixel. In total, 13 bits are stored locally in each pixel for tuning of operation: 2 bits for the control of the injection switches, 4 bits for the local tuning of the feedback current of the first stage (they control the return to baseline of the first stage output, hence the charge to ToT conversion factor), 5 bits for the local tuning of the discriminator threshold, 1 bit for switching on the MonHit output (leakage current output) and the HitOR output (global OR of all pixel hits), and the last bit used for masking off the pixel.
Digital organization of the FE-I4A chip
The main innovation of the FE-I4 series is its digital architecture, which allows to accept much higher hit rates than was possible with the FE-I3. With a smaller feature size, the trigger can be propagated inside the array and the hits stored locally at pixel level until triggering or erasing. For each analog pixel there exist 5 buffer memories where ToT information can be stored during the trigger latency. Studies have shown that an organization with 4 analog pixels tied to a single 4-PDR as shown in Fig. 6 is a very efficient implementation [7] . In this structure, 4 independently working analog pixels share a common digital block. The outputs of the 4 discriminators are fed to 4 separate hit processing units (in purple in Fig. 6 ) that provide Time-Stamping and compute the ToT. An extra level of digital discrimination can also be programmed, to distinguish large and small recorded charges. When one (or more) of the four hit processing unit detects a "large" hit, the unit books one of the central latency counters (in green). Regardless of which of the four pixels has initiated the booking of the latency counter, four ToT memories for the four pixels will be associated to the event, thanks to a fixed geographical association (the 1st latency counter corresponds to 4 1st ToT buffer memories, the 2nd latency counter to 4 2nd ToT memories, and so on).
This architecture presents several advantages. First, it makes good use of the fact that the pixels inside the 4-PDR are in geographic proximity, by sharing some resources. Resource sharing is efficient to record hits, as real hits are clustered. Second, it is advantageous in terms of lowering the power used, as the un-triggered hits are not transferred to the periphery, and some logic inside the 4-PDR is common to several hits at a time. Third, it is efficient in terms of time-walk compensation, as one can use the digital discriminator to record a small hit (below digital discriminator threshold) with a big hit (above digital discriminator threshold) occurring in previous bunch-crossing, by simple geographical association. Finally, it also improves the active fraction of the FE-I4A as the memory is located at the level of the pixels, not in the periphery.
Periphery of the FE-I4A chip
The periphery schematics of the FE-I4A is shown in Fig. 4 . It contains blocks that fulfill the following operations: communication and operational tuning of the IC; organization of the data read back and fast data output serialization; and prototyping and testing.
Two LVDS inputs are required to communicate to the FE-I4A: the clock (nominally 40 MHz); and the command input Data-In (40 Mb/s). In the command decoder, the command stream is decoded into local pixel configuration, global configuration and trigger commands. The pixel configuration is sent to the pixels for storage in the 13 local register bits of the pixel. The global configuration is stored in SEU-hardened configuration registers using Dual Interlock storage CEII (DICE) latches [10, 11] and triplication logic). The 32 16-bit deep registers are used for global tuning of the operation of the chip. In the bias generator section, based on an internal current reference, DACs convert the stored configuration values to voltages and currents needed to tune the various sections of the IC. The decoded trigger is propagated to the pixels and to the "End of Chip Logic" block where the readout is initiated.
When a trigger confirms a hit (the coincidence of a trigger with a latency counter reaching its latency value inside a 4-PDR), data stored in the 4-PDR ToT buffers are sent to the periphery and associated to the bunch-crossing corresponding to the specific trigger. In the double-column, the 4-PDR address as well as the 4 ToTs are propagated to the End of Chip logic (the transmitted signals are Hamming coded for yield enhancement). The data are then re-formatted (for band-width reduction and to facilitate the following data processing steps) and stored in a FIFO to be sent out. In addition to stored pixel data, read back information from pixel and global registers, as well as some diagnostic information (error messages), can be included. The data is then 8b10b-encoded [12] in the Data Output Block and serialized at 160 Mb/s. Fast serialization is made possible by use of a high speed clock provided by a Phase Lock Loop clock generator [13] . The custom LVDS receiver and transmitter have been described elsewhere [14] .
In addition, a few structures are used for test purposes, for example the IOMux-based redundant configuration memories that also provide diagnostic access to various signals and the prototype powering section (Shunt-LDO [15, 16] and DC-DC converters [17] ).
During implementation, design strategies have been followed to SEU-harden the FE-I4A: the test of 2 flavors of DICE latches for the in-pixel memories; DICE-cells with interleaved layout and triplication logic for the global configuration; and triplication of counters and logic in the End of Chip Logic block. Yield enhancement for such a large IC has also been an important consideration: Hamming coding with a minimal number of gates for the data transfer in the array; triplication and majority voting for the peripheral Command Decoder; redundant (and user selectable) configuration shift registers in each double-column; triple redundant read token passing inside the double-column and at the level of the End of Digital Column logic; the use of lithography friendly bus widening and bus spacing; and using multi-via digital cells when synthesising the design.
Test results on bare FE-I4A
The USBpix system
Most of the testing of both the bare FE-I4 chips and the subsequent pixel modules has been made with a portable USB data acquisition system called USBpix [18] . USBpix is a modular test system, developed for lab measurements with FE-I3 and FE-I4 chips. It consists of a Multi-IO board that provides a USB interface with a micro controller, a FPGA and 2 MB of on-board memory. The Multi-IO board is connected to an adapter card that is specific to the choice of FE-I3 or FE-I4 chip to be tested. The adapter card provides all signals to the chip using LVDS transmitters or CMOS level shifters. The FE-I4 adapter card allows to either route all power and signal lines via a flat cable to the chip, or to connect power lines and signal lines separately in which case the signals are routed via an RJ45 connector to the chip.
Characterisation of bare FE-I4A chips
The analog pixel, the 4-PDR implementation, the communication and programming, and the data output logic path, have all been successfully characterised for the prototype FE-I4 IC.
The two main contributions to the FE-I4A analog power consumption are the biasing of the pre-amplifier and of the discriminator. The digital power is the sum of a static contribution and a contribution that is proportional to the hit rate. Typical values for operation are approximately 16 µW/pixel for the analog power and 7 µW/pixel for the digital part, giving a total power consumption of approximately 160 mW/cm 2 .
The measured noise value depends on the operational parameters. For typical operation, a bare IC shows a noise in the range 110-120 e − ENC for a 3000 e − threshold. After tuning, the IC shows a threshold dispersion of order 30-40 e − , well within specification. Calibrations of the FE-I4A require source measurements and are therefore difficult to make. The calibration results quoted in units of electron ENC therefore have an intrinsic 10-20 % normalisation uncertainty.
As expected, the 130 nm technology used for the IC design is very radiation tolerant. Three bare ICs have been exposed to doses of respectively 6, 75 and 200 MRad in an 800 MeV proton beam at the Los Alamos Laboratory. Over this range of irradiations, the measured threshold dispersion was almost unchanged, and the noise increased by 15-25 % in comparison to pre-irradation values.
The command decoder, the configuration register section and the DACs have been extensively characterised and only minor tuning is needed before the next IC iteration. The data output path, the data readout organization in the end of chip logic (EOCHL) block, the 8b10b encoder making use of the PLL-based generated high frequency clock and the LVDS transmission at 160 Mb/s have all been successfully characterised. For the next chip iteration, new functionalities will be added to the EOCHL. Based on test results, specific flavors of the FE-I4A pixel implementation will be selected.
FE-I4A wafers have been tested in collaboration laboratories. The selection criteria included the analog and digital power taken by the ICs in different configuration states, global configuration scans, local pixel configuration scans, the analog and digital pixel maps, and the threshold and noise pixel maps. The criteria retained were sufficient for the purpose of building high quality prototype modules in the first phase of prototyping. With this custom testing, the wafer yield (on a sample of 21 wafers) reached on average close to 70%. Nevertheless, to enhance the failure mode coverage of the test primitives, the future wafer probe test list will address more points, for example enhanced coverage of failure mechanisms in the 4-PDR, cross-talk assessment, current probing as a function of activity and the testing of stuck at bits in the synthesized peripheral digital blocks through scan chain probing.
The results, together with pre-and post-irradiated test results when bump-bonded to both planar and 3D sensors (see Sections 4.2 and 4.3), indicate that the FE-I4 IC is a very solid component for future IBL module developments.
The IBL Sensor Design and Performance
As noted in Section 1, the main challenge for the IBL sensor is to retain adequate detection efficiency following fluences of up to 5-6×10 15 n eq /cm 2 (the current ATLAS pixel sensor, APS, is specified for a fluence of 10 15 n eq /cm 2 ). Several promising new sensor technologies have been considered, for example advanced silicon designs [19, 20, 21, 22] , p-CVD diamond sensors [23] and pixelised gas detector concepts (GOSSIP) [24] ). Because of the IBL construction schedule, n + -in-n planar and double-sided 3D silicon pixel sensor technologies, driven by the ATLAS Upgrade Planar Pixel Sensor and 3D Sensor R&D Collaborations [4, 5] , were retained for prototyping with the FE-I4A IC.
The prototype IBL sensor design is based on established prototype designs [2, 25] using the FE-I3 IC, but is modified to match the FE-I4 geometry, to minimise the radial envelope of the IBL and to minimise the material thickness of the IBL layer. To match the FE-I4 geometry, the pixel size is 250 µm×50 µm. The pixel matrix is enlarged to 80 columns × 336 rows so that the area of an FE-I4 IC covers nearly six times the area of an FE-I3 IC. In the case of planar sensors, high sensor fabrication yields allow the adoption of Multi Chip Sensor modules (MCS) having 2 FE-I4 ICs. For 3D sensors, yield limitations mandate the use of Single Chip Sensor modules (SCS). The small radial space between the beam pipe and the current b-layer prevents the use of shingled modules to ensure hermiticity. Due to this constraint, a flat arrangement of the modules on the staves is foreseen for the IBL. To guarantee a sufficient hermeticity of the detector layer, the inactive sensor edge must be reduced in the z-direction along the stave.
An additional change concerns the position of bump pads to access the bias-grid ring (DGRID) and the outer guard implantation which takes up all edge leakage currents (DGUARD). These bumps are routed via the read-out chip 3 and should normally be DC-connected to GND to be able to channel leakage currents. Both AC-and DC-coupling options are under investigation for DGRID. In the FE-I4 design, these bump pads are placed within the second and last but one column (DGRID) and within the third and last but two column (DGUARD). The FE-I4 planar design is compared with that of the existing pixel sensor in Fig.7 . For 3D sensors, no bias grid mechanism exists, hence DGRID is generally not used. There are, however, guard fences which can be connected to GND via DGUARD. Regardless of technology, the following sensor requirements follow from the operational conditions.
• An inactive edge width < 450 µm for 2-chip sensors (MCS) and < 225 µm for 1-chip sensors (SCS) is required. This value translates into a geometric efficiency of 97.8% (without taking into account any necessary gaps) and is deemed to be the upper tolerable limit for geometric inefficiencies while being possible to manufacture.
• A sensor thickness between 150 and 250 µm is required. The current APS sensor thickness is 250 µm and therefore a conservative requirement. Thinner sensors would reduce the material budget and for planar sensors also yield more charge at a fixed bias voltage after irradiation.
• A power dissipation < 200mW/cm 2 at 1kV bias voltage is specified. This specification limits the sensor power dissipation to approximately that dissipated by the FE-I4. The specification is used as input for cooling design and thermal runaway calculations.
• The maximum leakage current is specified to be < 100 nA/pixel. This is the maximum pixel current allowed by the FE-I4 compensation specification.
• The sensor operating temperature should be < −15 • . This maximum temperature is specified to engineer the cooling system. The temperature must not exceed −15 • C at < 200mW/cm 2 .
• The hit efficiency is specified to be > 97% after a benchmark fluence of 5 × 10 15 n eq /cm 2 at a maximum bias voltage of < 1 kV. This hit inefficiency specification is chosen to limit the degraded performance after irradiation. The limit does not include geometric inefficiencies.
The IBL will consist of a combination of n + -in-n MCS modules using planar sensors and 3D n + -in-p SCS modules using 3D sensors. Specific details of the two designs are discussed in the following sub-sections. However, both planar and 3D prototypes discussed in this paper are of the SCS type.
The Planar Sensor Design
The baseline IBL planar sensor is an electron-collecting n + -in-n silicon sensor design fabricated by CiS 4 . The 200 µm thick lowly n-doped substrate contains a highly n + -doped implantation on the front side and a highly p + -doped implantation on the back side. It is based on the current APS design [26] also fabricated by CiS.
The p + implantation is made as a single large high voltage pad opposite the pixel matrix, that is surrounded by 13 guard ring implantations with a total width of approximately 350 µm. The purpose of the guard rings is to provide a controlled potential drop from the high voltage pad to the grounded cutting edge. The guard ring scheme is adopted from the original APS design that used 16 guard rings and was optimised during previous studies [27] to find the combination of number of guard rings and dicing street position that allows the most slim edge while still allowing safe depletion before irradiation 5 .
The n + implantation is segmented into a matrix of 80 columns and 336 rows of mostly 250×50 µm 2 pixels surrounded by an inactive edge region. The inter-pixel isolation is adapted from the APS sensor and follows the moderated p-spray concept [28] . The outermost columns contain long pixels that are extended to 500 µm length and overlap about 250 µm with the guard ring structure. Due to the non-vertical, inhomogenious electric field, not all of the overlap region is efficient/active. It has been found [29] that before type inversion, the inactive edge width is below 250 µm rather than 450 µm without overlap. After type inversion, the efficiency curve drops below 50% even closer to the cutting edge because the depletion zone grows from the n + pixel implant.
To ease characterisation and to avoid a floating potential on pixels with open bump connections, a punch-through network (bias grid) following the APS design was implemented even though this is known to lead to reduced charge collection efficiency in the bias-dot region after irradiation. The bias dots are always located at the opposite side of a pixel cell with respect to the contact bump (see Fig. 7 ). The bias grid is connected to an approximately 90 µm wide bias grid ring which surrounds the pixel matrix. Outside the bias ring, a homogenious n + -implantation (designated as outer guard, edge implant or DGUARD) extends to the dicing streets and ensures that the sensor surface outside the pixel matrix and the cutting edges share the same potential. Each pixel, the bias grid and the outer guard are connected to the FE-I4 read-out chip via bump bonds. As already noted, there are two bumps each for the bias grid (DGRID) and outer guard (DGUARD).
The mask contained two versions of FE-I4 sensors, the slim-edge design described above and a conservative design where the edge pixels were only 250 µm long without any overlap between pixel and guard rings. Both designs behaved identically except for the edge efficiency where the conservative design showed the expected 450 µm inactive edge. The slim-edge design is described in this paper.
The production used p-doped FZ silicon wafers with <111> crystal orientation and 2-5 kΩ cm specific resistivity which were thinned to thicknesses of 250, 225, 200, 175 and 150 µm. All wafers were oxygenated for 24 hours at 1150 • C after thinning. This was also done for the APS production. The remaining production steps are the same as for the current APS sensor [30] : n + -implantation, p + -implantation, tempering, nitride deposition, p-spray implantation, tempering, nitride openings, oxide openings, aluminium deposition and passivation deposition.
The production of 5 different thicknesses aimed at obtaining experience with the production yield without wafer handling; thin sensors are preferred because they can be operated at lower bias voltage and because of the reduced detector material. After irradiation, they also tend to give more collected charge for the same bias voltage. The production yield was found to be stable down to the 175 µm batch. However, the bump-bonding vendor required at least 200 µm thick 4" wafers to be able to apply Under-Bump Metallisation (UBM) 6 without handling the wafers. A 200 µm sensor thickness was therefore proposed as the IBL sensor thickness. No yield difference has been found between the slim-edge and conservative designs, and so the slim-edge design has been selected as the baseline.
The floor plan of the IBL prototype production includes one MCS and two SCS sensors for each of the slim-edge and conservative designs in the central part of the wafer. In addition, several FE-I3 compatible sensors, diodes and dedicated test structures are included in the periphery of the wafer.
The main measurements used for production quality assurance (QA) are IV-and CV-curves. The IV-curve measures the leakage current of a highly parallel diode via the bias grid and is made by placing the sensor with the n-side onto a metal chuck and applying high voltage to the p-side HV pads. The metal chuck will connect to the n-implanted cutting edge and a punch-through is formed between the outer guard and bias grid ring. A typical IV-curve consists of an initial leakage current increase, a plateau and a breakdown. The CV-curve measures V d by sensing the plateau in capacitance which is reached after the bulk is fully depleted. To ensure safe depletion, a breakdown voltage V bk of >30 V above V d is required for accepted devices.
3D sensor design
The 3D sensor fabrication uses a combination of two well established industrial technologies: MEMS (Micro-Electro-Mechanical Systems) and VLSI. The micromachining used in MEMS is applied to etch deep and very narrow apertures within the silicon wafer using the so-called Bosch process [31] followed by a high temperature thermal diffusion process to drive dopants in to form the n+ and p+ electrodes. Two etching options have been considered for the prototype 3D sensors: Full3D with active edges and double-side 3D with slim fences. For the first option, etching is performed from the front side, with the use of a support wafer and at the same time implementing active edge electrodes, but this requires extra steps to attach and remove the support wafer. In the second option, etching is made from both sides (n+ columns from the front side, p+ columns from the back side) without the presence of a support wafer.
For the prototype 3D sensors reported here, the double-side option with slim fence was chosen since all the technological steps were reliable and well established. It should be noted that all of the remaining processing steps after the electrode etching are identical to those of a planar silicon sensor. In particular, both the 3D and planar sensors have the same handling and hybridization requirements.
The 3D silicon sensors use 4" FZ p-type high resistivity wafers having specifications normally used for fabrication of high resistivity p-type silicon sensors. The wafers were supplied by TOP-SIL 7 to two manufacturers in the 3D Pixel Collaboration: CNM-CSIC 8 and FBK 9 . Figure 9 shows details of the deep columns and the high conformity between top and bottom from respectively CNM and FBK.
The main difference between the two sensor versions regards the column depth: in CNM sensors, columns do not pass traverse the substrate but stop at a short distance from the surface of the opposite side, whereas FBK sensors have passing through columns. As far as the slim fence is concerned, in CNM sensors it consists of a 3D guard ring able to sink any edge related leakage current. In FBK sensors, the slim edge consists of a few rows of ohmic columns that effectively stop the lateral depletion region from reaching the cut line, thus effectively shielding the active area from any edge effect [32] . A paragraph giving more detail about the process and doping is needed, as well as differences between CNM and FBK. I have modified the paragraph below, but in fact more detail is needed for what exactly is the slim edge, at least.
The core of the prototype wafer layout is common for both CNM and FBK sensors, and contains 8 single chip sensors adapted for the FE-I4A IC, 9 single chip sensors compatible with the currently installed Atlas FE-I3 IC, and 3 pixel sensors compatible with the CMS-LHC experiment front-end readout IC. At the wafer periphery, test structures that are foundry specific are added to monitor the process parameters and to perform electrical tests.
After processing all accepted 3D FE-I4A SCS-type sensors satisfied the design specifications shown in Table 2 .
As for the planar sensors, the main measurements used for production QA are IV-and CVcurves. I-V measurements were performed on each sensor at wafer scale with probe stations by all 3D manufacturers either by using a removable temporary metal (FBK) or by probing the guardfence current (CNM) (see Section 3.3). Working 3D sensors were required to satisfy the following electrical specifications when operating at bias voltage V op at room temperature (20-24 • C):
• V d ≤15V and V op ≥ V d +10 V (by construction V op is much lower than for planar sensors);
• Leakage current I(V op ) < 2 µA per tile and I(V op )/I(V op -5 V) < 2;
• Guard-ring current before bump-bonding I guard (V op ) <200 nA per tile;
• Breakdown voltage V bk > 25 V.
Measurements of the fabricated sensors
For the planar IBL qualification production, successive measurements have been made on all batches after production, after UBM application and after dicing. Only the final measurement is relevant to the overall production yield and QA acceptance. Figure 10 displays I-V measurements from 4 wafers of 200 µm thick sensors after the UBM and dicing steps. Only a few sensors exhibit early breakdown; the depletion voltage was measured to be <40 V and hence a requirement V bk > 70 V was applied. The production yield including UBM and dicing losses was approximately 90%. I-V measurements were performed on each 3D FE-I4 compatible sensor at the wafer level with a probe station using a removable temporary metal (FBK) or by probing the guard-fence current (CNM).
The temporary metal selection method used by FBK allows measurements of the I-V at column level in each sensor. A temporary metal line is deposited after the completion of the process, as can be seen in Fig. 11 (left) . Probing pads, visible on the left hand side of the figure and placed outside the active region to avoid surface damage, are used to measure the I-V at column level. This operation is performed automatically on the 80 columns of the FE-I4 sensor by using a dedicated probe card. Each IV-measurement therefore tests the performance of 336 pixels, allowing a fine definition of potential defects. After this operation is completed and I-V curves obtained, the temporary metal is removed. An example of the measurement is shown in Fig. 11 sensor. A comparison with the I-V measurement characteristic after bump-bonding, also shown in Fig. 11 , confirms the measurement method.
The guard fence IV-measurement method used by CNM is based on the principle that current drawn by the surrounding fences of the sensor would detect the presence of defects. A picture of the guard ring probing pad is visible in Fig. 12 (left) . The guard fence current is not a measurement of the full sensor current but should provide a reproducible selection test based on V bk . Tests performed before and after bump-bonding supporting this measurement method, as can be seen in Fig. 12 (right) where I-V curves have been recorded before and after bump-bonding.
Further IV-measurements of FBK and CNM sensors after bump-bonding are discussed in Section 4.2. 
The IBL Module
As already discussed in Section 3, prototype FE-I4A compatible sensors have been fabricated by CiS (planar sensors) and by FBK and CNM (3D slim edge sensors). The planar sensors are of two types: MCS sensors as foreseen for the final IBL planar modules, and smaller SCS sensors foreseen for the final 3D modules. All of the prototype modules described in this paper, either planar or 3D silicon, are of the SCS type, with a single FE-I4A IC bump-bonded to the sensor. The focus of this section is to provide test characterisations of the SCS modules constructed. A large number of sensors from each manufacturer have been assembled into modules and tested. In addition, 2 planar modules and 1 from each 3D manufacturer were retained for comparison with irradiated samples as both the test-bench and test-beam levels.
Data from irradiated modules shown in this paper result from irradiations at KiT 10 with a 25 MeV proton beam or with neutrons at the TRIGA reactor 11 . The particle fluences were scaled to 1 MeV equivalent neutrons per square centimeter n eq /cm 2 with hardness factors of 1.85 and 0.88 for 25 MeV protons and reactor neutrons, respectively. The uncertainty in the irradiation fluences is smaller than 10%.
All samples were irradiated un-powered at room temperature. After irradiation, they were annealed at 60 • C for two hours before storage at < 0 • C. Selected non-irradiated samples were also Table 3 .
Assembly of the IBL module
An IBL prototype module consists of a sensor integrated to an FE-I4A via flip-chip bump-bonding, connecting each pixel on the sensor side to its dedicated FE-I4A pixel pre-amplifier input. Bump bonding requires a low defect rate (nominally <10 −4 ), with a bump density of order 8000 per cm 2 and a bump pitch in the rφ direction of 50 µm. The principal bump-bonding provider for this prototyping phase has been IZM 12 . IZM also provided a large fraction of the bump-bonding for the FE-I3 based modules of the current ATLAS pixel detector. A complication is that the FE-I4A IC will be thinned to reduce the IBL material budget. The procedure for thin IC bump-bonding needed specific development and has been subject R&D development. After wafer level thinning, a glass handling wafer is temporarily glued to the FE-I4A wafer backside. Once bumps are formed on the FE front side, the FE are diced, and flip-chipping to sensor tiles is carried out. The carrier chip is then detached from the assembly by laser exposure. With this method, FE-I4A ICs have been thinned to 150 µm and 100 µm, and successfully flip-chipped. It is to be noted that working with thin ICs also brings constraints to all subsequent steps in the module assembly, for example module manipulation and wire-bonding steps. As noted in Section 3, the sensors have also been thinned (nominally 200 µm for planar sensors and 250 µm for 3D sensors).
Contrary to the present FE-I3 based module, there is no need of providing an additional steering IC for FE-I4 based modules: the FE-I4A needs only 2 LVDS inputs (40 MHz clock and 40 Mb/s command) and streams out data on one LVDS transmitter pair at 160 Mb/s.
Pre-irradiation module performance
The performance of unirradiated planar sensors is well understood and established and therefore details of only two assemblies (PPS L1 and PPS 91) are shown as a reference for comparison to irradiated behaviour. PPS91 has a thickness of 200 µm and features slim-edge design. Figure 13 displays the expected diode-like I-V curve with a plateau extending much beyond the working point of about 70 V followed by a (in this case) rather slow breakdown. From the source measurement, the beamspot of the collimated 90 Sr source is clearly visible within the hitmap of all (cluster size = 1)-events. Figure 14 shows the collected charge (ToT bunch crossings) and the ENC noise as a function of the bias voltage for PPS 91 after tuning to a threshold of 1600 e − . Apparently, PPS91 depletes already below 30V since the noise is as would be expected from non-isolated pixels after depletion. The threshold behaviour is very stable. Figure 13: I-V measurement of the PPS L1 sensor and module successively before the UBM process, after the slim-edge dicing of the sensor, and after bump bonding. The increased leakage current after bonding can be attributed to the increased temperature, due to the FE-I4A chip (left). Hit map of a strongly collimated 90 Sr source on the PPS 91 module. Only hits with cluster size of 1 were utilised for the hit map to avoid hits with stronger electron scattering which would make the beam spot be less clear (right).
The qualification of 3D modules was made on ≈30 bump-bonded sensors from the CNM and FBK prototype batches. As shown in Fig. 15 , the FBK 111 and FBK 112 modules the increase of the sensor leakage current after bump bonding is small. I-V measurements as a function of bias voltage are shown for the full qualification set in Fig. 16 for modules using FBK (upper) and CNM (lower) sensors. Clearly visible are the break-down points which for most assemblies is greater than 30V, reaching, in the case of CNM assemblies values greater than 100V.
As with the planar modules, 241 Am and 90 Sr radioactive sources were used to test the measurement reproducibility of the bump-bonded assemblies. 
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Figure 17: TOT versus voltage curves for the FBK (left) and CNM (right) 3D assemblies after bump-bonding but before irradiation. Also shown is the charge collection for the FBK 09 module, after irradiation
Post-irradiation module performance
The post-irradiation performance of planar modules was generally satisfactory. Threshold tunings were possible at a level of 1000 e − ENC with an acceptable noise increase. Stable operation at -15 • C was achieved. While neutron-irradiated modules were in all cases well-behaved, protonirradiated modules initially produced a significant fraction of digitally unresponsive pixels. This effect was also measured in test beam data and was later found to result from a non-optimised value for an internal DAC (Amp2Vbpf) which needed to be significantly increased to account for surface charge effects generated by the ionising dose during proton irradiation. Laboratory measurements from four irradiated planar modules (PPS L4, PPS 51, PPS 60 and PPS 61, see Table 3 ) are shown here. IV-measurements are shown in Fig. 18 for PPS 51 and PPS 61 samples: both show a dominantly ohmic behaviour as normally seen after heavy irradiation. The measurements with PPS 51 and PPS 61 were controlled using a Pt-1000 temperature sensor on the module. Taking into account the active area of approximately 3.44cm 2 , the leakage current (and with it the power dissipation) within the specified value of 200 mW/cm 2 (or µA/cm 2 at 1 kV). Test-beam data for PPS 61 are shown in Section 5.4. Following irradiation, no module breakdowns have been observed. Figure 19 (left) shows the ToT (MPV) values of PPS L4 as a function of the bias voltage. An increase of collected charge towards higher bias voltages is observed, as expected after irradiation. While the ToT cannot be translated to charge, a comparison to the tuning value of 7 ToT at 10000 electrons indicates that the collected charge apparently is of that order, and at the same time the threshold can be tuned to be stable at a low value. Figure 19 (right) shows the ENC as a function of bias voltage for the PPS L4 module. Operation using thresholds down to 1000 e − ENC is possible. With increasing bias voltage, the ENC increases slightly, in particular for very low thresholds. The noise figure of about 150 e − ENC for a threshold of 1600 e − is the same as before irradiation.
As an example for proton-irradiated assemblies, Fig. 20 shows some detail for PPS 60 with a threshold tuned to 1000 e − . Also here, the noise is very low. IV-measurements as a function of bias voltage after a fluence (5×10 15 n eq /cm 2 ) are shown in Fig. 21 for FBK (left) and CNM (right) samples, measured at different sensor temperatures. Figure  22 (left) shows a compilation of the leakage current as a function of the fluence and operating temperature. These values were taken at operational voltage and grow linearly indicating that no breakdown or thermal runaway occurred at the temperatures considered. Figure 22 (right) shows a compilation of source signal measurements (in TOT units) before and after two irradiation levels for three different CNM modules. As it can be seen from the curves, signal efficiency of 82% and 60% is reached after 2×10 15 n eq /cm 2 and 5×10 15 n eq /cm 2 respectively at ≈200V bias voltage and an operating temperature of -15 0 C. 
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FBK 87 the measured noise for these modules as a function of the irradiation. In each case, the performance remains satisfactory.
Test Beam Measurements of the IBL Module
Beam tests are crucial for characterization of the performance of any particle detector. IBL candidate sensors have been tested in 2 beam test periods at CERN during 2011. During the beam test periods A and B (June and September 2011), beams of 120 GeV/c pions were used in the CERN SPS beamlines H6 and H8. Three devices were operated with a FE-I4A reference plane. In period B, measurements were performed inside the bore of the 1.6 T superconducting Morpurgo dipole magnet [33] . Because of limited beam time, only a few measurements were made with the magnet powered. Other measurements concentrated on shallow incidence tracks.
Measurements were previously made with the first available assemblies at the DESY testbeam facility, providing a continuous beam of 4 GeV/c electrons (February-May 2011)). 
Test beam setup
The modules under test were normally mounted on mechanical holders so that the long pixel direction (corresponding to the z direction in the IBL) was horizontal. Small, well-defined tilt angles around that horizontal axis, referred to as tilts in φ direction, were achieved by mounting the samples on wedges machined to the desired angle. Rotations around the vertical axis, corresponding to different pseudo-rapidity values η, were made with specially designed spacers allowing rotations in the range 0.88 ≤ η ≤ 4.74 (Fig. 24) .
For shallow incidence measurements, two test modules were mounted back-to-back on the same mechanical holder. This allowed placing three test modules in a cold box together with a To test the modules under IBL operating conditions, they were cooled to a sensor temperature of -15 • C. As the chiller-based system did not yield the required cooling power, dry ice was employed . While the evaporation temperature of CO 2 is well below the required value, the sensor temperature could be brought close to the IBL value by regulating the flow of room-temperature nitrogen through the cold box.
The EUDET Telescope
Beam particle trajectories were reconstructed using the high resolution EUDET telescope [34] , consisting of six planes instrumented with Mimosa26 active pixel sensors with a pitch of 18.5 µm. Each plane consists of 576 × 1152 pixels covering an active area of 21.2 × 10.6 mm 2 . A coincidence of four scintillators was employed for triggering resulting in an effective sensitive area of 2 × 1 cm 2 . The tracking resolution is estimated to be 3 µm. The Mimosa26 sensors employ a continous rolling shutter for readout. For every trigger signal the telescope planes integrate hits for 115 µs, while the test modules are sensitive for only 400 ns. Tracks passing through the telescope during the sensitive time of the modules (in-time tracks) were selected by requiring at least one in the another module and the reference plane.
Readout
The telescope planes are read by a custom-made VME system, controlled bya single-board PC per telescope arm. Each of the PCs sends a separate ethernet datastream to a run control PC. The test modules are read using the USBpix system (see Section 2.3.1) connected to the EUDET telescope trigger interface [35] .
IBL modules measured in the test beam
Several PPS slim edge design sensors with different thickness and 3D sensors from both CNM and FBK were tested. The devices are listed in Table 3 .
The FE-I4A front-end chip is rated to be radiation hard until 250 MRad but due to the low proton beam energy, devices at KiT were irradiated to an estimated TID of 750 MRad. This led to some dead and noisy pixel cells that were subsequently masked and excluded from all analysis. Subsequent to the test beam, most of the dead pixels could be recovered following reconfiguration.
Charge collection
The front-end chip provides charge measurement through digital time-over-threshold (ToT) measurements estimated in units of the 25 ns LHC bunch crossing rate, with a 4-bit resolution. The ToT-to-charge conversion calibration as well as electronics thresholds were tuned separately for each sample, but for technical reasons the ToT to charge calibration was unreliable in this period and therefore not used.
The raw ToT distributions of four representative samples for 15 • beam incident angle are shown on Fig. 26 . The distributions cannot be directly compared directly because the sensors were irradiated differently and had different thicknesses and thresholds. The hit efficiency is a key performance parameter for pixel sensors. It is particularly important for sensors which have to survive such a large radiation dose as in the IBL.
Hit efficiency
The overall hit efficiency is measured using tracks reconstructed with the telescope and extrapolated to the test modules to search for a matching hit. The number of tracks with a matching hit is divided by the total number of tracks passing through the sensor. To remove fake tracks that would bias the efficiency measurement of a particular test module, a matching hit in at least one other test module is required.
As noted in Section 5.4 the large TID received by the front-end chip led to some noisy or dead pixel cells. To assess the intrinsic effect of radiation dose on the sensor behavior, tracks pointing to very noisy or dead pixels and surrounding pixels are not considered for the efficiency measurement.
The tracking efficiency measurements for all samples and all operating conditions are summarized in Table 4 . As expected the un-irradiated PPS sample shows close to 100 % efficiency. The un-irradiated 3D sensor has a slightly smaller efficiency, due to the tracks that pass through the empty electrodes where no charge is produced. Full efficiency is recovered for tilted tracks [36] .
The efficiency measured with the magnetic field on and off are comparable for the 3D samples comfirming that the effect of magnetic field is negligible on 3D sensors [36] . All irradiated sensors show very good behavior with efficiencies larger than 95 % in all cases at full bias voltage. For the irradiated planar sensors, the efficiency decreases with reduced bias voltage. This is a well known behavior as the depletion region decreases with bias voltage, reducing the collected charge and therefore the hit efficiency.
Cell efficiency
The in-depth behavior of the sensor and the relative loss of efficiency after irradiation are better assessed by looking at the efficiency distribution inside the pixel cells. To improve the statistics and assuming that they behave similarly, all cells have been added together. Fig. 27 shows the two dimension efficiency maps for the PPS 61 sample at −1000 V and −600 V for inclined tracks, for the CNM 34 sample at normal incidence and for the CNM 97 sample for inclined tracks. The lithography sketchs are also shown. Two cells are actually plotted: a central cell (dashed line) surrounded by two half cells in both the vertical and horizontal directions. The efficiency scales from 80% to 100%.
The PPS bias grid and dots, and solder bumps can be seen on the left and right of the lithography sketch. Efficiency loss occurs at the edge of cell. At −1000 V the effect is mainly visible on the bias side of the cell. When bias voltage decreases, the effect shows up on the solder bump side as well. The loss is primarily due to charge sharing between cells. When charge sharing occurs, less charge is collected by the readout cell, reducing the probability to exceed the electronics threshold. The effect is more pronounced for highly irradiated samples and for lower bias voltage. In addition, some charge is lost and trapped in the bias grid and dots, further decreasing the collected charge and therefore the efficiency.
The n-type readout electrodes (red) and p-type bias electrodes (blue) are shown on the 3D lithography sketch. The CNM 34 data are for magnetic field off and normal incidence. The loss of efficiency for tracks passing through the electrodes is clearly visible. Electrodes are empty and therefore do not produce charge. More efficiency loss occurs near the bias electrodes as the electric field is smaller than near the readout electrodes. The CNM 97 data are for inclined tracks. The efficiency loss is less noticeable as the tracks pass through some of the wafer bulk and not entirely through the electrodes.
Edge efficiency
The size of the inactive area of the sensors can be estimated by measuring the hit efficiency of the edge pixels. Two dimensional efficiency maps and their one-dimensional projection onto the long pixel direction are built for edge pixels. Figure 28 shows the photo-lithography sketch of the edge For PPS sensors, the inactive length is determined from the fixed dicing street. For PPS L2 and at full bias voltage, the inactive region is estimated to be 215 µm at 50% efficiency (fit shown on Fig. 28 ).
The 3D edge design has a 200 µm guard fence free of p-doped electrodes extending over the edge pixels. For 3D sensors, the effective length of the edge pixel is estimated at the point where the efficiency drops to 50%. The active area extends to about 20 µm over the edge pixel making the inactive area of the order of 180 µm.
Overall, PPS and 3D sensors show similar inactive regions. 
Charge sharing
The charge sharing between cells is another important parameter of pixel detectors. Large charge sharing leads to better tracking resolution as the hit position is better determined. However if charge sharing occurs, less charge is available to the hit cells, decreasing the probability to pass the electronics threshold, therefore degrading the hit efficiency. This can be a major concern for highly irradiated samples as the total available charge is reduced.
Charge sharing between cells is directly related to the size of the reconstructed clusters. Cluster size distributions for a PPS and a 3D sensor, for 15 • beam incident angle are shown on Fig. 29 . In the absence of magnetic field, PPS and 3D show similar behavior.
Spatial resolution
Spatial resolution is another key parameter of pixel detectors. For multi-hit clusters the analog information of the deposited charge can be used to improve the determination of the track position in the sensor. We estimate the spatial resolution of PPS and 3D samples from residual distributions of all-hit clusters in the short pixel direction, where the track position is extrapolated from the telescope and the cluster position is calculated using simple charge weighting between cells. Distributions fits for some representatives PPS and 3D samples, for 15 • 
Conclusions
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